Codasip launches complete exploration platform to accelerate CHERI adoption
[ad_1] Codasip Prime comprises pre-silicon hardware and software development kits to realize state-of-the-art memory-safe compute Munich, Germany, 29 April 2025–Codasip®,…
Codasip
Continue reading
Codasip selected to design a high-end RISC-V processor for the EU-funded DARE project
[ad_1] Europe’s RISC-V leader to provide a customizable general-purpose processor for the €240M initiative Munich, Germany, 6 March 2025–Codasip, the…
Codasip enables secure Linux by donating CHERI RISC-V SDK to the CHERI Alliance
[ad_1] Open access to complete SDK with Linux kernel will simplify building and testing of CHERI-enabled RISC-V applications Munich, Germany,…
Codasip unveils versatile automotive-grade embedded RISC-V core
[ad_1] Codasip L730 offers a wide range of capabilities through its high configurability, optional safety mechanisms and advanced security features…